Presentations (Cambridge)   ...informative, useful and productive.

Presentation Stream 1 :

Presentation Stream 2 :

Presentations - Hardware Stream

 

 

09.30 - 10.10

Delivering Live Imagery From Some of The Remotest Parts of the Globe

As a professional embedded software engineer, Jonathan Pallant was used to customers asking for the impossible. When the Zoological Society of London asked Cambridge Consultants to design covert cameras that could supply live imagery from some of the remotest parts of the globe, we had to wonder if this was perhaps slightly more impossible than usual. Jonathan takes you behind the scenes of the Instant Wild project, explaining how to transfer data from the middle of nowhere to your desktop, via low earth orbit, whilst using as little battery power as possible.

Jonathan graduated with an MEng First Class in Computer Systems Engineering from the University of Warwick and is now a Principal Engineer in the Wireless Software Group at Cambridge Consultants. Jonathan has over 10 years experience in cutting-edge wireless/embedded design and now delivers Cambridge Consultant's in-house training on embedded systems and C Programming.

back to the top>>

 

 

 

 

 

10.15 - 10.55

Enabling PIC® Microcontroller Based Designs for Touch and Input Sensing Applications

With a powerful architecture, a range of 8-bit, 16-bit, and 32-bit offerings, flexible memory technologies and comprehensive easy-to-use development tools, the PIC Microcontroller series from Microchip has enabled many generations of low power devices. This presentation will introduce Microchip's implementations for Touch and other Input Sensing applications and will cover such topics as :

- Proximity, Keys, and Sliders
- Touch Screen and Touch Pad Controllers
- 3D Gesture Controller (detect gestures of the user and to track a movement)
- Haptics (provides tactile feedback to the user by applying forces or vibrations)



Adding a modern intuitive user interface to a design improves its ease of use, functionality and aesthetics. This presentation will explain how Microchip has opened up their algorithms and techniques to engineers, so that they have the freedom to innovate with an industry leading, robust, touch implementation on a vast range of PIC microcontrollers.



Presented By Adrian Amor, Director at Intelligent Display Solutions (an Official Microchip Design Partner)

back to the top>>

 

 

 

11.30 - 12.10

JTAG Boundary-scan essentials - What you need to know

This presentation starts form the beginning and explains how IEEE Std 1149.1 works and why it was developed by the JTAG committee over 25 years ago.



We will then explain what can be achieved with JTAG/boundary-scan on today's designs and also look at subsequent developments such as 1149.6 and testing via JTAG core access and 'embedded instruments'.

back to the top>>

 

 

 

 

13.20 - 14.00

 

Live Demo: Analysis of PCI Express Link Initialisation and extraction of data from a USB capture using protocol analysers.

Protocol analysers have become an essential tool for engineers implementing or utilising high speed communication protocols such as PCI Express, USB, Ethernet, SAS/SATA, Fibre Channel etc. The complexity of these protocols means that there is plenty of opportunity for implementation errors to occur at the Physical, logical and software layers.



Many protocol issues manifest themselves when a system initialises and the first half of this demonstration will show how a protocol analyser can be used to quickly identify the capabilities of a PCI Express host and device and the state of the bus through and after initialisation. In the second half of the demonstration we will look at how the data payloads sent over a protocol can be intercepted and extracted. This will be done by capturing and extracting data from a USB data transfer.

back to the top>>

 

 

 

 

 

 

14.05 - 14.45

Designing a Software Component for Easy Code Reuse

This presentation will review the Cortex Microcontroller Software Interface Standard ( CMSIS) and introduce the new CMSIS Pack and CMSIS Driver standards.



The presentation will then show how to make a reusable software component with version and configuration control using the CMSIS Pack standard. Such a component can be used in house across multiple projects or distributed via a web server.

back to top>>

 

 

 


15.15 - 15.45

 

Machine to Machine Communication – IoT in The Real World



This presentation will explore the many options for machine to machine communication. It will look at options such as Wifi, Bluetooth, Zigbee, Wimax, Lte and HSPA and it will evaluate each in terms of throughput, range, coverage, power consumption, devices per network, security, topology, connection and reliability.

The presentation will also discuss hardware and software options as well as exploring options for Device to Cloud connectivity and security.

back to top>>

 

 


16.00 - 16.40

 

Live Demo: Development and setup of compact functional test systems using JTAG & Ethernet

Traditional functional test systems tend to be either large, complex, costly – or all of these! New technologies allow development and test engineers to setup their own functional test system, based on a reconfigurable, modular approach that provides a complete mechanical, power, thermal and stimulation environment to the users’ Unit Under Test (UUT).



The demonstration will show how such a system can be setup and controlled using JTAG, as well as Ethernet, for use in R & D and volume manufacturing – including load testing, pulse and frequency measurement, power supply ramping and monitoring, analogue and digital I/O, plus ability to add bespoke test electronics.

back to the top>>

 

Presentions - Software Stream

 

 

 

9.30 - 10.10

Improving Embedded Software Security through Coding Standards Compliance and Structural Coverage Analysis

Abstract:

Ensuring the security of embedded devices involves more than simply using vulnerability preventive programming.  However, paying attention to and leveraging security standards such as CWE/CVE, CERT C and even CERT Java, will certainly improve the probability of delivering a secure and effective system. 



To develop software of high assurance and quality, critical software developers can no longer rely on manual inspection and code review alone.  Software developers must utilise automation to assist in the analysis of today’s increasingly large and complex code bases.  Automation will save time, money and help ensure the security of the overall system by enabling automated code static analysis, dynamic coverage analysis, data and control coupling analysis and unit/integration testing. 

When good security programming practices are combined with automation and a secure software operating system and hardware architecture, security can be greatly enhanced, if not highly assured.

This presentation will focus on embedded software security covering:

  • Vulnerability and security flaws
  • Software development with security coding standards
  • Verification and traceability of security requirements

 

Speaker :

Mark Richardson has over 25 years of experience in the development of real-time embedded software in C, C++ and Java. He is currently working for LDRA, where he is a Field Application Engineer working in close collaboration with LDRA’s numerous distributors.  Previously to joining LDRA, Mark was the lead application engineer for IBM Rational Rhapsody and has over 12 years of experience using UML on embedded projects.

He has lived in England, France and the USA, working on a variety of embedded projects and is currently living in the UK.

back to the top>>




10.15 - 10.55

Getting it ‘right first time’ with TT architectures

This presentation will be concerned with the development of software for real-time embedded systems that need to be reliable.  The real-world examples used in this talk will include both a controller for a washing machine and an automotive “Electronic Control Unit” (ECU).

Throughout the talk, the presenter will have a focus on time-triggered (TT) systems.  Implementation of a TT system will typically start with a single interrupt that is linked to the periodic overflow of a timer. This interrupt may drive a task scheduler (a simple form of “operating system”). The scheduler will – in turn – release the system tasks at predetermined points in time. 

In this presentation, we will argue that TT approaches provide an excellent foundation for reliable real-time systems because – during development and after construction – it is easy to model the system and, thereby, determine whether all of the key timing requirements have been met.  There will be examples of the kind of models in mind (and demonstrate how easy it is to create them). 

During the presentation, we will also argue that the deterministic behaviour of TT systems offers significant advantages when the design is up and running because – since we know precisely what the system should be doing at a given point in time – we can very quickly determine whether it is doing something wrong.  Again, we’ll use some practical examples to illustrate how easy it is to perform precise run-time monitoring on TT systems.

Presented by Michael J. Pont, SafeTTy Systems Ltd

back to the top>>

 

 

11.30 - 12.10

Is it Supposed To Do that ?  - Testing and Debugging Embedded Systems

Testing embedded systems can be fraught with difficulties. The systems are usually embedded deeply within something else with fixed memory available. The target they run on behaves differently to desktop PCs. They control real hardware, and take inputs from sensors and other machines so they frequently have a real-time element.



Many useful methods, techniques and families of tools that have been developed, but seem to have been forgotten about recently. This presentation will look at and evaluate the available types of tools, techniques and methods, starting from creating the system specification needed to validate the tests, through to final verification, and offer helpful ways of automating many of them.

Presented by Chris Hills of Phaedrus Systems

back to the top>>

 

 

 

 

 

13.20 - 14.00

 

Least Privilege Separation Kernel Hypervisors Explained

The concept of a Least Privilege Separation Kernel Hypervisor starts with a traditional Separation Kernel, designed to ensure that different blocks of a partitioned system are invisible to other blocks except for tightly controlled information flow. A Least Privilege Separation Kernel extends that model by subdividing the contexts of the blocks so that the information flow becomes even more tightly controlled. Finally, adding hypervisor functionality to that mix leaves you with a single platform capable of safely hosting multiple and differing subjects, irrespective of the required integrity level for each.

This presentation will introduce key design principles of and will explain how they allow developers to fully leverage the in-built hardware virtualization on today’s multicore processes. It will then go on to describe how typical real-world scenarios can make best use of this technology, in applications such as:

1. Secure IoT separation between Operation Technology and Information Technlogy

2. Platform consolidation through the virtualization of disparate environments

3. Virtualization of defunct target devices to provide a cost effective path to hardware refresh

4. Safe, single processor hosting of multiple subjects with differing safety and security integrity levels

Presenter Biography:

Mark Pitchford has over 25 years’ experience in software development for engineering applications. He has worked on many significant industrial and commercial projects in development and management, both in the UK and internationally. Since 2001, he has worked with development teams looking to achieve compliant software development in safety critical environments, working with standards such as DO-178, IEC61508 and ISO 26262.

back to top>>

 

 

 

 

14.05 - 14.45

Model Driven Development: Benefits and Perils

The relentless growth in system complexity and the need to drive down time to market and cost of upgrades is prompting many organisations to migrate from document based, manual system development approaches towards model centric, automated methods of production. However, although model based approaches offer many strategic advantages to the wise adopter, there are numerous hazards that lie in wait for the unwary.



This presentation will illustrate how commercial and technical benefits can be achieved by judicious adoption and adaptation of model driven development. It will also outline some common modelling pitfalls, and show how they can be avoided to achieve the advertised rewards of an industrialised model driven development strategy.

Presenter : Chris Raistrick is Professional Services Director at Abstract Solutions, and lead author of the book “Model Driven Architecture with Executable UML”. For the past thirty years, Chris has been applying model driven approaches to a wide variety of successfully deployed systems, and has led the modelling activity on a number of strategic projects. Chris has authored many papers on model driven development, and speaks regularly at mainstream international conferences.

back to the top>>

 

 

 

15.15 - 15.55

Latest in Version Control Technology and How it can Assist in Migration to Git based Development

Today’s presentation addresses the issues of how to control and maintain software projects effectively and efficiently whilst providing developers with local access to the codebase. As many development organisations are looking to migrate to a Git based solution we will identify areas of potential risk to be considered, and solutions to mitigate that risk.

It will also address the management of digital assets right through the project from initial design through to final delivery with the focus being on maximizing productivity with the lowest amount of overhead. Also, how this management data can be used to ensure that the threat of IP being misappropriated is assessed and minimized.

back to top>>

 

 

 

 

 

 


16.00 - 16.40

The Impact of a Certified Toolset in a High Integrity Software Development Environment.

Working to any of the key software standards such as DO-178C, EN50128, ISO26262 or IEC61508 drives onerous changes into the V cycle design process. This talk will demonstrate that using a qualified or certified toolset can dramatically streamline and automate many of the steps, as well as build quality and best practise into the design.

back to top>>